

# PRODUCT SPECIFICATION

PUBLICATION DATE: 05/27/2022
PART NUMBER: HDR25664

CUS			A DD	DC	<b>11 / / /</b>
CUS	ı Oı	ᅜ	APP	T.	$\mathcal{I}VAL$

PREPARED BY: Harry Woo

Hantronix, Inc.

10080 Bubb Road Cupertino, CA 95014 Telephone: (408) 252-1100

Email: <u>info@hantronix.com</u>
Website: www.hantronix.com



### 1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by Hantronix. This document, together with the Module Ass'y Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

### 2. WARRANTY

Hantronix warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). Hantronix is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored in the original packages at 25 ℃±5 ℃, 55%±10%RH or used as the conditions specified in the specifications.

Nevertheless, Hantronix is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

### 3. FEATURES

- Small molecular organic light emitting diode.
- Color : Yellow.
- Panel matrix : 256x64.
- Driver IC: SSD1322.
- Excellent quick response time.
- Extremely thin thickness for best mechanism design: 2.01mm.
- High contrast : 10,000:1.
- Wide viewing angle: 160°.
- 8-bit 6800/8080-series parallel interface, 3/4-wire Serial Peripheral Interface.
- Wide range of operating temperature : -40 to 70 °C.
- Anti-glare polarizer.



# **4. MECHANICAL DATA**

ITEM	SPECIFICATION	UNIT
Dot Matrix	256 (W) x 64 (H)	dot
Dot Size	0.289 (W) x 0.289 (H)	mm <sup>2</sup>
Dot Pitch	0.309 (W) x 0.309 (H)	mm <sup>2</sup>
Aperture Rate	88	%
Active Area	79.084 (W) x 19.756 (H)	mm <sup>2</sup>
Panel Size	87.4 (W) x 28.5 (H)	mm <sup>2</sup>
Panel Thickness	1.82 ± 0.1	mm
Module Size	87.4 (W) x 51.3 (H) x 2.01 (T)	mm <sup>3</sup>
Diagonal A/A size	3.2	inch
Module Weight	11.03 ± 10%	gram
	Dot Matrix  Dot Size  Dot Pitch  Aperture Rate  Active Area  Panel Size  Panel Thickness  Module Size  Diagonal A/A size	Dot Matrix       256 (W) x 64 (H)         Dot Size       0.289 (W) x 0.289 (H)         Dot Pitch       0.309 (W) x 0.309 (H)         Aperture Rate       88         Active Area       79.084 (W) x 19.756 (H)         Panel Size       87.4 (W) x 28.5 (H)         Panel Thickness       1.82 ± 0.1         Module Size       87.4 (W) x 51.3 (H) x 2.01 (T)         Diagonal A/A size       3.2

<sup>\*</sup> Panel thickness includes substrate glass, cover glass and UV glue thickness.



### **5. MAXIMUM RATINGS**

ITEM	MIN	MAX	UNIT	Condition	Remark	
Supply Voltage (V <sub>CI</sub> )	Voltage (V <sub>Cl</sub> ) -0.3 4		V	Ta = 25℃	IC maximum rating	
Supply Voltage (V <sub>CC</sub> )	10	21	V	Ta = 25°C	IC maximum rating	
Operating Temp.	-40	70	∞	-	-	
Storage Temp	-40	85	∞	-	Note (2)	

### Note:

- (1) Maximum ratings are those values beyond which damages to the OLED module may occur. The OLED functional operation should be restricted to the limits in the section 6. Electrical Characteristics tables.
- (2) The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80 ℃.

### **6. ELECTRICAL CHARACTERISTICS**

### **6.1 D.C ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETERS	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Operating Voltage	Ta = 25 ℃	14	14.5	15	V
V <sub>CI</sub>	Low voltage power supply	Ta = 25℃	2.4	2.8	3.5	V
$V_{DDIO}$	Power Supply for I/O pins	-	1.65	1.8	$V_{CI}$	V
V <sub>IH</sub>	High Logic Input Level	-	0.8* V <sub>DDIO</sub>	-	$V_{DDIO}$	V
V <sub>IL</sub>	Low Logic Input Level	-	0	-	0.2* V <sub>DDIO</sub>	٧
V <sub>OH</sub>	High Logic Output Level	$I_{OUT} = 100uA$	0.9* V <sub>DDIO</sub>	-	$V_{DDIO}$	٧
V <sub>OL</sub>	Low Logic Output Level	I <sub>OUT</sub> = 100uA	0	-	0.1* V <sub>DDIO</sub>	V



#### **6.2 ELECTRO-OPTICAL CHARACTERISTICS**

### PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current (ICC)		42	44	mA	All pixels on (1)
Standby mode current (ICC)		4	5	mA	Standby mode 10% pixels on (2)
Normal mode power consumption		609	638	mW	All pixels on (1)
Standby mode power consumption		58	72.5	mW	Standby mode 10% pixels on (2)
ICI sleep mode current (Enable Internal VDD)	-	-	50	uA	Sleep mode Current (3)
ICI sleep mode current (Disable Internal VDD)	-	-	10	uA	Sleep mode Current (3)
ICC sleep mode current	-	-	10	uA	Sleep mode Current (3)
Normal mode Luminance	80	90		cd/m <sup>2</sup>	Display Average
Standby mode Luminance		20		cd/m <sup>2</sup>	Display Average
CIEx (Yellow)	0.43	0.47	0.51		v v (CIE 1021)
CIEy (Yellow)	0.45	0.49	0.53		x, y (CIE 1931)
Dark Room Contrast	10,000:1	· · · · · · · · · · · · · · · · · · ·			
Viewing Angle	160			degree	
Response Time		10		μs	

### (1) Normal mode condition:

Driving Voltage: 14.5V
Contrast setting: 0x58
Frame rate: 105Hz
Duty setting: 1/64

### (2) Standby mode condition:

Driving Voltage: 14.5V
Contrast setting: 0x0f
Frame rate: 105Hz
Duty setting: 1/64

### (3) Sleep mode condition:

When send 0xae command OLED display off and memory data will be maintained.

### (4) Wake up condition:

When send 0xaf command OLED will be turned on.



### 7. LIFETIME SPECIFICATION

ITEM	MIN	UNIT	Condition	Remark	
Life Time	24,000	Hrs	100 cd/m <sup>2</sup> , alternating	Note (1)	
Life Tillie	24,000	1113	checkerboard	14016 (1)	
Life Time	26,000	Hrs	90 cd/m <sup>2</sup> , alternating	Note (2)	
Life Time	26,000	ПІБ	checkerboard	Note (2)	
Life Time	20,000	Liro	80 cd/m <sup>2</sup> , alternating	Note (2)	
Life Time	30,000	Hrs	checkerboard	Note (3)	

(A) Under VCC = 14.5V, Ta = 25 °C, 50% RH.

(B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

(1) Setting of 100  $cd/m^2$ :

Contrast setting: 0x74Frame rate: 105HzDuty setting: 1/64

(2) Setting of 90 cd/m<sup>2</sup>:


Contrast setting: 0x58
 Frame rate: 105Hz
 Duty setting: 1/64
 (3) Setting of 80 cd/m²:

Contrast setting: 0x4aFrame rate: 105HzDuty setting: 1/64




### **8. INTERFACE**

### **8.1 FUNCTION BLOCK DIAGRAM**



### **8.2 PANEL LAYOUT DIAGRAM**





### **8.3 PIN ASSIGNMENTS**

PIN NAME	PIN NO.	DESCRIPTION
NC	1	No connection.
VSS	2	Ground pin.
NC	3	No connection.
VCC	4	Power supply for panel driving voltage.
VCOMIL	_	COM signal deselected voltage level.
VCOMH	5	A capacitor should be connected between this pin and VSS.
VLSS	6	Analog system ground pin.
MS	7	This pin must be connected to VDDIO to enable the chip.
D7	8	
D6	9	
D5	10	
D4	11	These pins are bi-directional data bus connecting to the
D3	12	MCU data bus.
D2	13	
D1	14	
D0	15	
E/RD#	16	When connecting to an 8080-microprocessor, this pin receives the Read (RD#) signal.Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin E(RD#) must be connected to VSS.
R/W#	17	When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin R/W (WR#) must be connected to VSS.
BS0	18	MOLL bug interfere collection rise
BS1	19	MCU bus interface selection pins.
DC#	20	This pin is Data/Command control pin connecting to the MCU.
CS#	21	This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.
RES#	22	This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed.
DOF#	23	This pin is No Connection pins.
CL	24	External clock input pin.
FR	25	This pin is No Connection pins.
IREF	26	A resistor should be connected between this pin and VSS.
VDDIO	27	Power supply for interface logic level. It should be matched with the MCU interface voltage level.
VDD	28	Power supply pin for core logic operation.  A capacitor is required to connect between this pin and VSS.



VCI	29	Low voltage power supply. VCI must always be equal to or higher than VDD and VDDIO.
VSL	30	This is segment voltage reference pin. When external VSL is used, connect with resistor and diode to ground.
VLSS	31	Analog system ground pin.
NC	32	No connection.
VCC	33	Power supply for panel driving voltage.
NC	34	No connection.



#### 8.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM address map shows the GDDRAM in Gray Scale mode. Since in Gray Scale mode, there are 16 gray levels. Therefore four bits (one nibble) are allocated for each pixel.


For example D30480[3:0] corresponds to the pixel located in (COM127, SEG2). So the lower nibble and higher nibble of D0, D1, D2, ..., D30717, D30718, D30719 represent the 480x128 data nibbles in the GDDRAM.

GDDRAM in Gray Scale mode (RESET)											
		SEG0	SEG1	SEG2	SEG3		SEG476	SEG477	SEG478	SEG479	SEG Outputs
	00		00			77		77		RAM Column address (HEX)	
COM0 COM1	00	D1[3:0] D241[3:0]	D1[7:4] D241[7:4]	D0[3:0] D240[3:0]	D0[7:4] D240[7:4]		D239[3:0] D479[3:0]	D239[7:4] D479[7:4]	D238[3:0] D478[3:0]	D238[7:4] D478[7:4]	
		D241[5.0]	D241[7.4]	D240[3.0]	D240[7.4]	7	<u> </u>	[ ביין היין	D470[3.0]	D470[7.4]	
COM126	7E	D30241[3:0]	D30241[7:4]	D30240[3:0]	D30240[7:4]		D30479[3:0]	D30479[7:4]	D30478[3:0]	D30478[7:4]	
COM127	7F	D30481[3:0]	D30481[7:4]	D30480[3:0]	D30480[7:4]		D30719[3:0]	D30719[7:4]	D30718[3:0]	D30718[7:4]	
COM FOUTPUTS A	RAM COM Row Corresponding to one pixel										



### **8.5 INTERFACE TIMING CHART**

	8080-Series MCU Parallel Interface Timing Characteris	tics			
V <sub>DD</sub> - V <sub>SS</sub> = <b>Symbol</b>	= 2.4 to 2.6V, V <sub>DDIO</sub> =1.6V, V <sub>CI</sub> = 3.3V, T <sub>A</sub> = 25°C)  Parameter	Min	Тур	Max	Unit
t <sub>cvcle</sub>	Clock Cycle Time	300	- JP	-	ns
t <sub>AS</sub>	Address Setup Time	10	-	-	ns
t <sub>AH</sub>	Address Hold Time	0	-	-	ns
t <sub>DSW</sub>	Write Data Setup Time	40	-	-	ns
$t_{\mathrm{DHW}}$	Write Data Hold Time	7	-	-	ns
t <sub>DHR</sub>	Read Data Hold Time	20	-	-	ns
t <sub>OH</sub>	Output Disable Time	-	-	70	ns
$t_{ACC}$	Access Time	-	-	140	ns
$t_{\mathrm{PWLR}}$	Read Low Time	150	-	-	ns
$t_{\mathrm{PWLW}}$	Write Low Time	60	-	-	ns
$t_{PWHR}$	Read High Time	60	-	-	ns
$t_{\mathrm{PWHW}}$	Write High Time	60	-	-	ns
$t_R$	Rise Time	-	-	15	ns
$t_{\rm F}$	Fall Time	-	-	15	ns
t <sub>CS</sub>	Chip select setup time	0	-	-	ns
$t_{CSH}$	Chip select hold time to read signal	0	-	-	ns
$t_{CSF}$	Chip select hold time	20	-	-	ns






### 9. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

#### 9.1 POWER ON / OFF SEQUENCE

### Power ON sequence:


- 1. Power ON VCI, VDDIO.
- 2.After VCI,VDDIO become stable,set wait time at least 1ms ( $t_0$ ) for internal V<sub>DD</sub> become stable. Then set RES# pin LOW (logic low) for at least 100us ( $t_1$ )<sup>(4)</sup> and then HIGH (logic high).
- 3.After set RES# pin LOW (logic low ), wait for at least 100us(t2). Then Power ON Vcc.<sup>(1)</sup>
- 4.After Vcc become stable, send command AFh for display ON. SEG/COM will be ON after 200ms(taf).



### Power OFF sequence:

- 1.Send command AEh for display OFF.
- 2. Power OFF V<sub>CC</sub>. (1), (2)
- 3. Wait for toff. Power OFF Vci, VDDIO.

(where Minimum toff=80ms<sup>(3)</sup>, Typical toff=100ms)




#### Note

- (1). Since an ESD protection circuit is connected between  $V_{CI}$ ,  $V_{DDIO}$  and  $V_{CC}$ ,  $V_{CC}$  becomes lower than  $V_{CI}$  whenever  $V_{CI}$ ,  $V_{DDIO}$  is ON and  $V_{CC}$  is OFF as shown in the dotted line of  $V_{CC}$  in Figure.
- (2).V<sub>CC</sub> should be kept float (disable) when it is OFF.
- (3). $V_{CI}$ ,  $V_{DDIO}$  should not be Power OFF before  $V_{CC}$  Power OFF.
- (4). The register values are reset after t<sub>1</sub>.
- (5). Power pins  $(V_{DD}, V_{CC})$  can never be pulled to ground under any circumstance.



#### 9.2 APPLICATION CIRCUIT



### **Recommend components:**

C1, C2, C4: 1uF/16V(0805)

C3, C5: 4.7uF/35V (Tantalum type) or VISHAY (572D475X0025A2T)

R1: 430K ohm 1%(0603)

R2: 50 ohm 1/4W

D1, D2: RB480K(ROHM)

This circuit is for 8080 8bits interface.

### 9.3 COMMAND TABLE

Refer to SSD1322 IC Spec.



### **10. RELIABILITY TEST CONDITIONS**

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85℃, 240hrs	5
2	High temp. (Operation)	70 ℃, 120hrs	5
3	Low temp. (Operation)	-40℃, 120hrs	5
4	High temp. / High humidity (Operation)	65℃, 90%RH, 120hrs	5
5	Thermal shock (Non-operation)	-40 °C ~85 °C (-40 °C /30min; transit /3min; 85 °C /30min; transit /3min) 1cycle: 66min, 100 cycles	5
6	Vibration	Frequency: 5~50HZ, 0.5G Scan rate: 1 oct/min Time: 2 hrs/axis Test axis: X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle \ 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5

### Test and measurement conditions


- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. The degradation of Polarizer are ignored for item 1, 4 & 5.

### **Evaluation criteria**

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within  $\pm$  50% of initial value.




### 11. EXTERNAL DIMENSION





### 12. PACKING SPECIFICATION





# 13. OUTGOING INSPECTION PROVISION

### 1. 抽樣方法 / SAMPLING METHOD

(1) MIL-STD-1916 / 驗證水準 level III / 正常檢驗 / 單次樣品檢驗 MIL-STD-1916 / inspection level III / normal inspection / single sample inspection

(2) 主要缺陷 Level III; 次要缺陷 Level II Major Level III; Minor Level II

		MIL-ST	D-1916	樣本代字	型照表			
批量	驗證水準(VL)							
11.里	VII	VI	V	IV	III	II	I	
$2 \sim 170$	Α	Α	Α	A	A	A	A	
$171 \sim 288$	Α	Α	Α	A	A	A	В	
$289 \sim 544$	A	Α	Α	A	A	В	C	
545 ~ 960	A	Α	Α	A	В	С	D	
$961 \sim 1632$	Α	Α	Α	В	C	D	Е	
1633 ~ 3072	A	Α	В	С	D	Е	Е	
3073 ~ 5440	Α	В	С	D	Е	Е	Е	
5441~9216	В	С	D	Е	Е	Е	Е	
9217 ~ 17408	С	D	Е	Е	Е	E	Е	
17409 ~ 30720	D	Е	Е	Е	Е	E	Е	
≧ 30721	Е	Е	Е	Е	Е	E	Е	

樣本 代字 (CL)	驗證水準(VL)									
	Т	VII	VI	٧	IV	Ш	II	I		
	樣本大小									
Α	3072	1280	512	192	80	32	12	5		
В	4096	1536	640	256	96	40	16	6		
С	5120	2048	768	320	128	48	20	8		
D	6144	2560	1024	384	160	64	24	10		
E	8192	3072	1280	512	192	80	32	12		



### 2. 檢驗條件 / INSPECTION CONDITION

檢查和測量在下列條件下進行的,除非另有規定。

The inspection and meaurement are performed under the following conditions, unless otherwise specified.

溫度 / Temperature: 25±5℃ 濕度 / Humidity: 50±10%R.H.

壓力 / Pressure: 860~1060hPa (mbar)

檢驗員拿的面板和眼睛之間的距離 / Distance between the panel and

eyes of the inspector  $\geq$  30cm



# 3. 品質檢驗規格 / SPECIFICATION FOR QUALITY CHECK

### 3.1 缺陷分類 / DEFECT CLASSIFICATION

嚴重度	檢驗項目	缺陷	備註
Severity	Inspection Item	Defect	Remark
主要缺陷	1. 面板	(1) 無顯示	
Major	Panel	Non-displaying	
Defect		(2) 線缺陷	
		Line defects	
		(3) 故障	
		Malfunction	
		(4) 玻璃破損	
		Glass cracked	
	2. 軟板	(1) 軟板尺寸超規	不能組裝
	Film	Film dimension out of	Can not be
		specification	assembled
	3. 尺寸	(1) 外形尺寸超規	
	Dimension	Outline dimension out	
1 - <del></del> 1-1-##	4 <del></del>	of specification	
次要缺陷	1. 面板	(1) 玻璃刮傷	
Minor	Panel	Glass scratch	
Defect		(2) 玻璃切割異常	
		Glass cutting NG	
		(3) 玻璃崩邊、崩角	
	<b>0</b> 恒小七	Glass chip	
	2. 偏光板 Polarizer	(1) 偏光板刮傷 Polarizer scratch	
	Polarizer	(2) 表面汙漬	
		(4) 农画/丁俱 Stains on surface	外觀缺陷
		(3) 偏光板氣泡	Appearance
		Polarizer bubbles	defect
	3. 顯示	(1) 暗點、亮點、髒污	
	Displaying	Dim spot、Bright spot、dust	
	4. 軟板	(1) 損傷	
	Film	1 , , , , , , , , , , , , , , , , , , ,	
	1 11111	Damage (2) 異物	
		1 , , , , , , , , , , , , , , , , , , ,	
		Foreign material	



### 3.2 出貨規格 / OUTGOING SPECIFICATION

						允收		
項目	描述	標準						
Item	Description		Criterion					
 I. 面板	<b>1.</b> 玻璃刮傷					AQL 次要		
Panel	I· 圾场 问 汤  Glass scratch		寬 / Width	長 / Length	容許個數	Minor		
ranei	Glass scialcii		鬼, <b>wi</b> diii (mm)	(mm)	number of	IVIII IOI		
			W	(111111)	pieces			
			VV	_	permitted			
				忽略	忽略			
			W≦0.03	Ignore	Ignore			
			200 / 111 / 2005					
		0	0.03< W≦0.05	L≦1	1			
		0	.05< W		無			
					None			
			顯示區外		忽略			
			beyond A.A.		Ignore			
	2. 玻璃破損	(1)	裂紋 / Crack			主要		
	Glass crack		擴展裂紋是不能接受的。					
	Chass stask		無成稅稅定个貼按文司。 Propagation crack is not acceptable.					
			Topagation orack is not acceptable.					
				//				
			<b>**</b>					
	3. 玻璃崩邊、崩角	(1)	崩角 / Chip on	corner		次要		
	Glass chip		·			Minor		
	·	N		< , ,				
				$\sim$				
				*				
		,-:	Z ***					
		(2)	崩邊 / Chip on	edge				
		i	\$ \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	支 加				
	1					<u> </u>		



7五口	++++2- <del>+2-</del>			形件			允收
項目 Item	描述 Description	標準 Criterion					水準
	•		AQL				
I. 面板	3. 玻璃崩邊、崩角		次要				
Panel	Glass chip	崩角	Size	崩邊	Size		Minor
		Chip on	(mm)	Chip on	(mm)		
		corner	<b>≦1.5</b>	edge X	<b>≦3.0</b>		
		Y	<u>≤1.5</u> ≤2.0	Y	<u>≤</u> 3.0 ≤1.0		
		$\frac{1}{Z}$	<u>≥</u> 2.0 	Z	<u> </u>		
			≟ા		<u></u> ≥ ι		
		 備註/Note	<b>)</b> :				
		1.t= 玻璃/					
			thickness				
		2. 崩邊或崩	角延伸到]	ITO 導線是不	「能接受的	勺。	
		•		extending ir	nto the IT	O	
		contact i					
	4. 尺寸	請參閱圖紙	主要 Major				
	Dimension						
II. 偏光板	1.刮傷	點狀按照"項目 II-3 偏光板氣泡"的標準。 Spot type in accordance with the criteria of					
Polarizer	Scratch	Spot type if Item II-3. F	Minor				
				: :璃刮傷"的	標進。		
				ce with the c			
		"Item Î-1. G					
	2. 表面汙漬		法用軟布或	过類似的清潔	物輕輕擦	轼	次要
	Stains on	去除。					Minor
	surface			ved even w	•	ed	
	2	lightly with a	a soft cloth	or similar cl	eaning. (mm)		か田
	3. 偏光板氣泡   Polarizer			容許個			次要 Minor
	bubble		7寸	number			IVIIIIOI
		8	Size	pieces per			
		4	0.2	忽略			
				Ignore	Э		
			⊅≦0.5	2			
		0.5<0		0			
			示區外	忽略			
		bey	ond A.A.	Ignore	Э		



項目 Item	描述 Description	標準 Criterion						
III. 顯示 Displaying	1. 耗電 Power consumption	規範 The shou	該模組的工作電流消耗不應超出產品規格書的 規範。 The module operating current consumption should not go beyond the standard indicated in Product Specification					
	2. 像素尺寸 Pixel size	The shou	顯示像素的尺寸的公差應規格的±25%之內。 The tolerance of display pixel dimension should be within ±25% of specification.					
	3. 顔色 Color	,,,,,,	產品規格。	oification	主要			
			er to the product spe 產品規格。	cincation.	Major 主要			
	Luminance	,,,,,,	Refer to the product specification.					
	5. 暗點、亮點 、	1.	1					
	髒污		平均直徑	容許個數	Minor			
	Dimming		Average diameter number of					
	spot · Lighting spot · Dust		D:(mm) D ≦0.1	pieces permitted 忽略				
	Spot Dust		5 ≡0.1	Ignore				
			0.1 < D ≤0.15	1				
			0.15< D ≦0.2	1				
			0.2 < D	0				
			顯示區外	忽略				
			beyond A.A.	Ignore				
		D=(長邊直徑 + 短邊直徑)/2 D=(long diameter + short diameter)/2 像素暗點是不允許。 Pixel off is not allowed.						



~ <del>~</del>		LLE VIN			Int >A.		允收		
項目		描述		標準					
Item		Description		Criterion					
Ⅲ. 顯示	5.	暗點、亮點 、	2	) .•			AQL 次要		
Displaying		髒污 Dimming		寬 width(mm)	長 length(mm)	容許個數 number of	Minor		
		spot · Lighting spot · Dust		W	L	pieces permitted			
		spot · Dust		W≦0.03	忽略 Ignore	忽略 Ignore			
				0.03< W≦0.05	L≦1	3			
				0.05< W		無 None			
				顯示區外		忽略			
				beyond A.A.		Ignore			
IV. 軟板	1.	尺寸	車	軟板尺寸超規。					
Film		Dimension	F	Film dimension out of Spec.					
	2.	損傷	劯	皮損;深刮傷;深	段摺痕; 深壓痕	[或其他損害是	次要		
		Damage	7	下能接受的。			Minor		
			C	Crack; deep scrat	tch; deep fold	; deep			
				ressure mark or	other damage	e is not			
			acceptable.						
	3.	異物		導電異物附著在導線,軟板和玻璃之間的異物 是不能接受的。					
		Foreign	是不能接受的。 Conductive foreign material sticking to the						
		material	le						
			9	lass are not acc	epiable.				



### 14. APPENDIXES

### **APPENDIX 1: DEFINITIONS**

#### A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

#### **B. DEFINITION OF CONTRAST RATIO**

The contrast ratio is defined as the following formula:

#### C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




Figure 2 Response time



### D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.





Figure 3 Viewing angle



#### **APPENDIX 2: MEASUREMENT APPARATUS**


### A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-670, MINOLTA CS-100



### B. CONTRAST / RESPONSE TIME / VIEW ANGLE


**WESTAR CORPORATION FPM-510** 



Westar FPM-510
Display Contrast /
Response time /
View angle Analyzer



### C. ESD ON AIR DISCHARGE MODE





#### APPENDIX 3: PRECAUTIONS FOR USING THE OLED MODULE

# Precautions for Handling


1. When handling the module, wear powder-free anti static rubber finger cots/ anti-static clothing, anti-static gloves, antistatic wrist strap and anti-static shoes

The environment should dispose the static elimination blower, anti-static pad, anti-static chair, and anti-static floor. The humidity maintains usually more than 40%




2. The OLED module is an electronic component and is subject to damage caused by Electro Static Discharge (ESD). And hence normal ESD precautions must be taken when handling it. Also, appropriate ESD protective environment must be administered and maintained in the production line. When handling and assembling the panel, wear an antistatic wrist strap with the alligator clip attached to the ground to prevent ESD damage on the panel. Antistatic wrist strap should touch human body directly instead of gloves. (See below photos).





3. The OLED module is consisted of glass and film, and it should avoid pressure, strong impact, or being dropped from a high position.






4. Take out the panel one by one from the holding trays for assembly, and never put the panel on top of another one to avoid the scratch.



- 5. Avoid jerk and excessive bend on TAB/FPC/COF, and be careful not to let foreign matter or bezel damage the film.
- 6. When handling and assembling the module (panel + IC), grab the panel, not the TAB/FPC/COF.



7. Use the tweezers to open the clicks on the connector of PCB before the insertion of FPC/COF, and click them back in. Once the FPC/COF sits properly in the connector, use the tweezers to avoid the damages.











8. Please do not bend the film near the substrate glass. It could cause film peeling and TAB/FPC/COF damage. For TAB, It should bend the slit area as actual OLED it is. For FPC or COF, it is suggested to follow below pictures for instruction (distance between substrate glass and bending area >1.5mm; R>0.5mm).




9. Avoid bending the film at IC bonding area. It could damage the IC ILB bonding. It should avoid bending the IC seal area. Please keep the bending distance >1.5mm.






Use finger to insert COF /FPC into the connector when assembling the panel. Please refer to the photo.



COF: Use both thumbs




- 10. Do not wipe the pin of film and polarizer with the dry or hard materials that will damage the surface. When cleaning the display surface, use the soft cloth with solvent, IPA or alcohol, to clean.
- 11. Protection film is applied to the surface of OLED panel to avoid the scratch. Please remove the protective film before assembling it. If the OLED panel has been stored for a long time, the residue adhesive material of the protective film may remain on the display surface after remove the protective film. Please use the soft cloth with solvent, IPA or alcohol, to clean.
- 12. When hand or hot-bar soldering TAB/FPC onto PCB, make sure the temperature and timing profiles to meet the requirements of soldering specification (the specification depends on the application or optimized by customer) to prevent the damage of IC pins by inappropriate soldering, and also avoid the high temperature to damage the Organic light-emitting materials.





- 13. Solder residues arise from soldering process have to be cleaned up thoroughly before the module assembly.
- 14. Use the voltage and current settings listed in the specification to do the function test after the module assembly.
- 15. Suggestion for soldering process:
  - i. TAB Lead- free soldering hot bar process
    - 1. Use pulse heated bonding tool equipment
    - 2. Material: Sn/Ag/Cu lead-free solder paste with typical 25um thickness on PCB pad. The TAB pin size and shape may be different, please base on the production line to adjust the thickness of PCB pad and temperature.S
    - 3. Bonding Force:--4kg per centimeter square as the starting point.
    - 4. Suggested bonding tool temperature & time profile is as below for reference. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.



- ii. TAB Lead- free soldering wire process In case of manual soldering (Lead- free solder wire)
  - 1. Solder wire contact iron directly: 280±5 °C at 3-5secs
  - 2. Solder wire contact TAB lead directly (near iron but not contact): 380±5 ℃, 3-5secs
  - 3. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.
- iii. High temperature will result in rapid heat conduction to IC and might cause damage to IC, so please keep the temperature below 380°C. Also, avoid damaging the polyimide and solder resist which might take place at high temperatures. Refold cycles base on the de-soldering status, if the plating of pin was damaged, it can not be used again.



# Precautions for Electrical

### 1. Design using the settings in the specification


It is very important to design and operate the panel using the settings listed in the specification. It includes voltage, current, frame rate and duty cycle... etc. Operation the OLED outside the range of the specification should be entirely avoided to ensure proper operation of the OLED.

### 2. Maximum Ratings

To ensure the proper operation of the panel, never design the panel with parameters running over the maximum ratings listed in the specification. Also the logic voltages such as VIL and VIH have to be within the specified range in the specification to prevent any improper operation of the panel.

#### 3. Power on/off procedure

To avoid any inadvertent effects resulting from inappropriate power on/off operations, please follow the directions of power on/off procedure on page 6. Any operation that does not comply with the procedure could cause permanent damage of the IC and should be avoided. When the logic power is not on, do not activate any input signal. Abrupt shutdown of power to the module, while the OLED panel is on, would cause OLED panel malfunction.






#### 4. Power savings

To save power consumption of the OLED, please use partial display or sleep mode when the panel is not fully activated. Also, if possible, make the black background to save power.

The OLED is a self-luminous device and a particular pixel cluster or image can be lit on via software control. So power savings can be achieved by partial display or dimming down the luminance. Depending on the application, the user can choose among Ultra Bright Mode, Normal Operation Mode, and Sleeping Mode. The power consumption is almost in directly proportion to the brightness of the panel, and also in directly proportion to the number of pixels lit on the panel. The customer can save the power by the use of black background and sleeping mode. One benefit from using these design schemes is the extension of the OLED lifetime.



### 5. Adjusting the luminance of the panel

Although there are a couple of ways to adjust the luminance of the panel, it is strongly recommended that the customer change the contrast setting to adjust the luminance of the panel. Adjusting voltages to achieve desired luminance is not allowed. Be aware that the adjustment of luminance would accompany the change of lifetime of the panel and its power consumption as well.

#### 6. Residual Image (Image Sticking)

The OLED is a self-emissive device. As with other self-emissive device or displays consisting of self-emissive pixels, when a static image frozen for a long period of time is changed to another one with all-pixels-on background, residual image or image sticking is noticed by the human eye. Image sticking is due to the luminance difference or contrast between the pixels that were previously turned on and the pixels that are newly turned on. Image sticking depends on the luminance decay curve of the display. The slower the decay, the less prominent the image sticking is. It is strongly recommended that the user employ the following four strategies to minimize image sticking.




- 1. <u>Employ image scrolling or animation</u> to even out the lit-on time of each and every pixel on the display, also could use sleeping mode for reduced the residual image and extend the power capacity.
- 2. <u>Minimize the use of all-pixels-on or full white background</u> in their application because when the panel is turned on full white, the image sticking from previously shown patterns is the most revealing. Black background is the best for power savings, greatest visibility, eye appealing, and dazzling displays.
- 3. Avoid displaying the characters or menu with high brightness level in a fix position for a long time or repeatedly. If necessary, using the auto fadeout technology.
- 4. If a static logo is used in the reliability test, change the pattern into its inverse (i.e., turn off the while pixels and turn on the previously unlit pixels) and freeze the inverse pattern as long as the original logo is used, so every pixel on the panel can be lit on for about the same time to minimize image sticking, caused by the differential turn-on time between the original and its reverse patterns.





Scrolling example






# Precautions for Mechanical

### 1. Cushion or Buffer tape on the cover glass

It is strongly recommended to have a cushion or buffer tape to apply on the panel backside and front side when assembling OLED panel into module to protect it from damage due to excessive extraneous forces.



It is recommended that a plating conductive layer be used in the housing for EMI/EMC protection. And, the enough space should be reserved for the IC placement if the IC thickness is thicker than the TAB film when customer design the PCB.

# 2. Avoid excessive bending of film when handling or designing the panel into the product

The bending of TAB/COF/FPC has to follow the precautions indicated in the specification, extra bending or excessive extraneous forces should be avoided to minimize the chances of film damage. If bending the film is necessary, please bend the designated bending area only. Please refer to items 8 and 9 of Precautions for Handling for more information.



# Precautions for Storage and Reliability Test

### 1. Storage

Store the packed cartons or packages at 25 ℃±5 ℃, 55%±10%RH. Do not store the OLED module under direct sunlight or UV light. For best panel performance, unpack the cartons and start the production of the panels within six months after the reception of them.

### 2. Reliability Test

Hantronix only guarantees the reliability of the OLEDs under the test conditions and durations listed in the specification.